NXP Semiconductors /MIMXRT1052 /IOMUXC /SW_MUX_CTL_PAD_GPIO_AD_B0_00

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as SW_MUX_CTL_PAD_GPIO_AD_B0_00

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (ALT0)MUX_MODE 0 (DISABLED)SION

SION=DISABLED, MUX_MODE=ALT0

Description

SW_MUX_CTL_PAD_GPIO_AD_B0_00 SW MUX Control Register

Fields

MUX_MODE

MUX Mode Select Field.

0 (ALT0): Select mux mode: ALT0 mux port: FLEXPWM2_PWMA03 of instance: flexpwm2

1 (ALT1): Select mux mode: ALT1 mux port: XBAR1_INOUT14 of instance: xbar1

2 (ALT2): Select mux mode: ALT2 mux port: REF_CLK_32K of instance: xtalosc

3 (ALT3): Select mux mode: ALT3 mux port: USB_OTG2_ID of instance: usb

4 (ALT4): Select mux mode: ALT4 mux port: LPI2C1_SCLS of instance: lpi2c1

5 (ALT5): Select mux mode: ALT5 mux port: GPIO1_IO00 of instance: gpio1

6 (ALT6): Select mux mode: ALT6 mux port: USDHC1_RESET_B of instance: usdhc1

7 (ALT7): Select mux mode: ALT7 mux port: LPSPI3_SCK of instance: lpspi3

SION

Software Input On Field.

0 (DISABLED): Input Path is determined by functionality

1 (ENABLED): Force input path of pad GPIO_AD_B0_00

Links

() ()